Skip to content
View UjvalMadhu's full-sized avatar

Block or report UjvalMadhu

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
UjvalMadhu/README.md
  • 🙏 Greetings, I’m @UjvalMadhu
  • 👀 I’m an Electrical Engineer working in the realm of Digital Systems; this includes Custom ASICs, FPGAs, CPUs, GPUs, and complex SoCs
  • 🌱 I’m currently building my expertise in digital systems design and verification + tinkering with the design of Artificial Intelligence Systems
  • 💞️ I want to collaborate with individuals on projects that help me learn new and challenging concepts.
  • 📫 How to reach me: [email protected]
  • Website: https://ujvalmadhu.github.io/UjvalMadhuWeb.github.io/

I am using this space to share, learn, and collaborate with other passionate individuals. I post repos that consist of the projects that I do while trying to learn new concepts. I try to make them as beginner-friendly as possible so that anyone on a similar path can easily use them.

Project Index

My current major projects are listed here:

Sl No. Project Description
1. RTL_Development This repo contains Synthesizable RTL Design Projects using Verilog, VHDL and SV
2. Verification_Projects This repo contains design verification projects using SV, UVM, and Python Frameworks
3. C Projects This repo contains C and C++ projects
4. Python Projects This repo contains python projects
5. RISC-V Projects This repo consists of projects exploring RISC-V cores

If you need any help or have questions or suggestions, feel free to reach out through email.

Thank you for visiting, Peace !!!

Popular repositories Loading

  1. RTL_Development RTL_Development Public

    This repository contains RTL designs and their simple testbenches, emphasis is given for synthesizable designs

    Verilog 2

  2. Verification-Projects Verification-Projects Public

    This repository contains various projects involved with the verification of digital systems, System Verilog and UVM are used and various capabilities of the languages are explored.

    SystemVerilog 2

  3. fastbook fastbook Public

    Forked from fastai/fastbook

    The fastai book, published as Jupyter Notebooks

    Jupyter Notebook 1

  4. C-Projects C-Projects Public

    This repository contains various C++ projects

    C++ 1

  5. UjvalMadhu UjvalMadhu Public

    Config files for my GitHub profile.