We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
1 parent 863391f commit 9ded5e3Copy full SHA for 9ded5e3
README.md
@@ -1,2 +1,11 @@
1
-# pattern-detector-verilog
2
-A basic 10110 pattern detector using Verilog.
+# Pattern Detector using Verilog
+A basic '10110' pattern detector using Verilog.
3
+- The 2 design files have multiple variations in logic and programming.
4
+- Compiled and simulated using ModelSim software.
5
+
6
+---
7
+**Files**
8
+1. [Design File 1](pattern.v)
9
+2. [Design File 2](pattern1.v)
10
+3. [Test Bench](tb_pattern.v)
11
+4. [Run.do](run.do)
0 commit comments