ChangeLog since 3.0 rc3

Jump to bottom Edit New page

aquynh edited this page Nov 10, 2014 · 18 revisions

ARM: support new mode CS_MODE_V8 for Armv8 A32 encodings. (see commit https://github.com/aquynh/capstone/commit/c942f22a095fa5117fba8d2227cc1465aa2202c2)

Mips: handle Mips32R6 mode properly.

Arm64:

Print shifter in decimal mode. This is to be consistent with ARM engine
Add missing commas in SBFIZ/UBFIZ/SBFX/UBFX instructions

X86: handle 3DNow instruction FEMMS.

X86: More friendly output for some instructions.

RET imm16 always prints out positive number.
Always print out immediate as positive number for AND/OR/XOR
Print negative number if possible in memory reference address.